# Investigation of a Digital Camera Imaging Pipeline on the RaPiD Array ${ }^{1}$ 

Technical Report UW-CSE-01-06-06

Kevin B. Rennie<br>University of Washington<br>Seattle, WA. 98195<br>rennie@u.washington.edu


#### Abstract

RaPiD has been shown to provide high performance and low power for many computationally intensive applications. RaPiD's success with these applications has been in part due to their regular structure, which leads to a homogeneous datapath and highly correlated control. To demonstrate RaPiD's ability to handle a new set of computations with a less regular structure and to further develop the architecture, we explore the implementation of a digital camera image-processing pipeline on the RaPiD array.


## Introduction

RaPiD is a coarse grained reconfigurable architecture targeted for computationally intensive applications. The architecture's ability to maintain flexibility while achieving high performance at a reasonable cost has made it a strong candidate for system on a chip (SOC) solutions in the embedded and mobile application areas.

The continuing execution of Moore's Law, has propelled the digital camera marketplace in two directions. The increase in the use of CMOS sensors allows manufacturers to build lower cost, lower power solution by incorporating the camera circuitry onto the same chip. The strong yields and increasing silicon densities have made CMOS based SOC solutions increasingly attractive. On the high performance end of the spectrum, cameras using charge coupled devices (CCDs) continue to produce images with higher resolutions and increased features such as digital video. The high-end cameras will continue push envelop for performance in embedded systems. The goal of the industry to produce both low power, low cost as well as high performance digital cameras presents opportunities for reconfigurable computing solutions such as RaPiD.

This investigation of a digital camera pipeline challenges the RaPiD architecture in new ways. The computations required in an image-processing pipeline have less regularity than many of the signal processing applications we have previous considered. The imaging pipeline also requires composing several, often quite different, computations in a single datapath, another area that we have not explored in depth. These characteristics create datapath and control complexities that will test the ability of RaPiD to perform in the image-processing domain.

[^0]These challenges led us to develop a novel technique for obtaining high throughput and low power for twodimensional filtering algorithms. The digital camera pipeline has also provided the opportunity for us to look at the implementation of a complex embedded system. This paper reports the results of our evaluation of digital cameras on the RaPiD array.

The paper is organized into three sections. The first section describes our method for exploiting parallelism in any two-dimensional filtering computation. This is followed by a demonstration of the technique through the implementation of a median filter. The final section builds on the previous two by exploring the structure of a RaPiD based digital camera and concludes with results from an implementation of a real pipeline.

## Pipelining a Two-Dimensional Filter

Two-dimensional filters make up a large part of image processing algorithms, so it is important to develop an efficient implementation. In the context of the digital camera, this means coming up with a method that allows high performance and low power filtering.

A description of a generic $3 \times 3$ filter helps reveal the challenges for an embedded system. The following pseudo code describes a generic $3 \times 3$ filter operating on image $P$ of size ImageWidth by ImageHeight:

```
for (j=0; j<ImageWidth; j++) {
    for (i=0; i<lmageHeight; i++) {
        P[i][j] = filter( P[i-1][j-1], P[i][j-1], P[i+1][j-1],
                        P[i-1][j], P[i][j], P[i+1][j],
                        P[i-1][j+1], P[i][j+1], P[i+1][j+1] );
    }
}
```

While this code may be suitable for a general purpose processor, it will lead to poor results in a system with limited power resources. When described in this way, the computation of each output pixel requires $\mathrm{N}^{2}$ memory accesses where N is the height and width of the filter, 3 in this case. The high number of memory accesses places strains the power budget as well as memory bandwidth. Furthermore, the code does not expose any parallelism that could be taken advantage of in a customized pipeline available on the RaPiD array. In order to effectively map image-processing algorithms to the RaPiD array, we developed a generic method for pipelining any NxN filter.

Our method provides the datapath with access to all pixels of the NxN filtering window on each computational cycle and reduces the required number of reads to one pixel per cycle. The key observation that makes this possible is that data can be reused between filtering windows. Visualizing the computation as an NxN window sliding around the image helps to reveal the data dependencies. For example, consider the center pixel in a $3 \times 3$ filtering window shown in the left panel of Figure 1. If the window moves down one row, as shown in the center panel, this pixel will be the upper middle pixel of a new processing window. Figure 1 shows how the pixel can be a part the same column of multiple filter windows. Similarly, when the window moves to the side, the columns of the filter windows overlap creating a dependency between columns. By sliding the window in a predictable way and buffering data appropriately, it is possible to reuse the pixels from one window to the next.


Figure 1-Illustration of data dependency between filtering windows
Next I will develop the datapath structure for pipelining a $3 \times 3$ filter. This method can be used for any NxN filter, but a $3 \times 3$ filter will be used for purpose of illustration. In the example, I have chosen to process the image in column major order from left to right, i.e. the filtering window slides down and then across. This choice is arbitrary; the image could be processed in row major order with no significant difference. I will leave a discussion of edge effects that occur as the borders of the image and performance considerations until after the model has been fully developed.

## Datapath Structure

The goal of reusing data between filter windows drives the structure of the datapath. By exploiting data dependencies between filter windows, our NxN filter implementation reads approximately one pixel per cycle and produces an output value every cycle (after some latency to fill the pipeline).

The first step is to take advantage of the data dependency within a column through the use of a column buffer. Each pixel will be a part of the same column three sequential filtering windows. First it will be in the bottom row of a filter window, then the middle, and finally the top row of the window. The structure shown in Figure 2 can be used to buffer one column of data in the $3 \times 3$ filter window.


Figure 2 - Column buffer shown as a schematic and as a symbolic block diagram.
Data is serially loaded into single cycle delay buffers, or registers, and read out in parallel. Each cycle, data will advance through the pipeline as the computational window slides down the image. Three cycles after initialization, the data buffers will contain pixel values for one column in the top most filter window. On each cycle after the pipeline has been filled, the data buffers will hold the pixel values for sequential processing windows. Figure 3 shows how three column buffers can be used together to reuse data within the three columns of the $3 \times 3$ filter. The pixels in the filtering window are labeled by an abbreviation of their directional relationship to the center pixel $c$. For example, pixel $n w$ is northwest of the center pixel. The required memory bandwidth for an NxN filter can be reduced from $\mathrm{N}^{2}$ to N using N column buffers.

| nw | n | ne |
| :---: | :---: | :---: |
| w | c | e |
| sw | s | se |



Figure 3-Implementation of a $3 x 3$ filter using column buffers to reduce memory reads to 3 pixels per cycle.
To further reduce memory accesses, data can also be reused between columns. As the filtering window slides down the image, it will eventually reach the bottom of the image. When this happens, it moves back to the top, over a column, and then goes back down the image. The third panel of Figure 1 illustrates the resulting data dependency between columns. In order to reuse data between columns, a memory element (RAM) that behaves as shift register is added between the column buffers. When a shift register of the correct size is used, it will store a pixel until it is ready to be used in the next column of the filtering window. Turning the column buffer sideways (to show data flowing from left to right in a conventional manner), and adding a shift register between column buffers gives the structure shown in Figure 4. When this structure is used as the pipeline for the input data, it becomes easy to expose the parallelism in the computation.


Figure 4 - Input pipeline structure for a $3 \times 3$ filter.
Each cycle a new data item will enter the pipeline from the left, and pixels will advance one position in the pipeline in the direction indicated by the arrows. On each cycle, the nine labeled registers will hold the values of sequential filter windows.

This result has two desirable effects. First, the availability of all pixels of a filter window on successive cycles provides a basis for a high throughput implementation. Second, the pixels of the filter window will always be in the same registers i.e. the southeast pixel of a filter window will always be in the first register in the pipeline. This allows the computation to be decoupled from the complexity of accessing the data. In
a sense, the filter computation can treat the registers as direct input and not have to worry about how the data got there. Thus, this pipeline structure provides an efficient method for exploiting parallelism in any NxN filter.

To help represent designs using this technique I use a simplified representation of the pipeline shown in Figure 5. This format combines the registers of the column buffer in a cluster and leaves out the shift registers between column buffers.


Figure 5 - Simplified block diagram of the input pipeline for a $3 \times 3$ filter.

## Practical Considerations

While the structure in Figure 4 promises to reduce the number of times each pixel is read to one, this may not be possible or desirable. In order to process the whole image in one swath, the length of the shift registers used to buffer data between columns must be approximately equal to the height of the image. As a result, the size of the RAM scales with the height of the image and can require a RAM with thousands of entries for a high resolution images. The larger the memory, the more area it takes and the slower the access time. Furthermore, the RaPiD datapath does not support large memories within the datapath. Consequently, we fix the size of the shift register and introduce the notion of processing strips.

When the image is divided into horizontal strips, the size of the shift register is no longer tied to the height of the image. Instead, the height of the processing strip determines the length of the shift register. In order to process a strip, the datapath must be able to buffer the full height of the strip. This means that the maximum height of the strip is the sum of N , the filter size, and the height of the processing strip. For example, in the RaPiD benchmark architecture the datapath RAMs have 64 entries, so we process the image in horizontal strips of heights up to $64+\mathrm{N}$. The structure of the input pipeline remains the same, only the order in which the pixels are read changes.


Figure 6 - An image divided into horizontal processing strips. (Scale not representative).
In the same way that the image is broken up into horizontal processing strips, the horizontal processing strips could in turn be divided into vertical strips. This allows the image to be processed in smaller pieces. This may be desirable if the memory supplying the pixel values to the datapath cannot hold the entire image. The benefits of this approach will be evaluated in a later section discussing memory models for a RaPiD based digital camera pipeline.

## Edge Effects

While processing the image in strips adds benefits, it creates additional edge effects. Edge effects occur at the borders of the image where the filtering window is incomplete. For example, the filter cannot be applied to the top left pixel in the image because it has no neighbors above or to the left. In a $3 \times 3$ filter, results cannot be computed for the top and bottom rows as well as the left and right most columns of the image. These edge effects are inherent in the image and also exist in every processing strip. A filtering algorithm may specify special cases for the border pixels, but our model must handle the edge effects in the processing strips. In order to produce a valid result at each possible location, $\mathrm{N}-1$ rows of the horizontal processing strips must overlap as shown in Figure 6. Similarly, N-1 columns of the vertical processing strips must overlap.

## Performance

The performance of the model will be analyzed by comparing it to an optimal solution. I define an optimal solution to be one that processes the image in the same number of cycles as there are pixels in the image. In essence, the optimal solution takes one cycle per output pixel. Our model increases the total number of cycles by using processing strips and by introducing latency to fill the pipeline. Generally, the overhead of processing strips dominates the effect on performance. A detailed derivation of the performance can be found in Appendix A. Summaries of the results are presented in Table 1 and Table 2.

The most encouraging result is that the overhead of processing strips is relatively low, even with a modestly sized datapath memory. For a $5 \times 5$ filter, and the default datapath memory size of 64 , the overhead is only $7 \%$ for horizontal processing strips and $14 \%$ for both horizontal and vertical processing strips. For comparison, consider the naïve implementation suggested the by original code sample at the introduction to this section. Using the same bandwidth to main memory of one read per cycle, this solution requires 25 cycles per output pixel, an order of magnitude worse than the optimal solution.

Table 1 - Ratio of total processing cycles when using horizontal strips versus an optimal solution for various filter sizes and strip heights.


Table 2 - Ratio of total processing cycles when using horizontal and vertical strips versus an optimal solution for various filter sizes and strip widths and a fixed strip height of 64.

Filter Size (N)

|  |  |  |  | $\mathbf{3}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{5}$ | $\mathbf{9}$ |  |  |
|  | $\mathbf{4 8}$ | 1.077 | 1.164 | 1.371 |
|  | $\mathbf{6 4}$ | 1.065 | 1.138 | 1.306 |
|  | $\mathbf{1 2 8}$ | 1.048 | 1.101 | 1.219 |

By buffering data locally in registers and small, distributed memories, the described method achieves near optimal throughput while reading one pixel per cycle. The method can be applied to a custom datapath in an ASIC or an FPGA and is particularly well suited for the implementation of the digital camera imaging pipeline on the RaPiD array. The next section will demonstrate this with a median filter.

## Median Filter

A median filter has a smoothing effect, which can be used in a digital camera pipeline to correct sensor errors. A median filter compares a pixel with its nearest neighbors to gauge whether the pixel value is reasonable or not. If the value of the comparison pixel exceeds the maximum of its neighbors by a given amount, it may be considered a defect. A similar comparison can be made to the minimum neighboring value. Depending on the type of filter the pixel found to be defective might be replaced by the minimum, maximum, or median of the surrounding pixels. For the purpose of demonstration, I have chosen to implement the most computationally challenging filter, which replaces defective pixels with the median of its neighbors. I will describe the implementation and results of using the median filter as the first stage in a digital camera image-processing pipeline.

## Implementation

The implementation of the median filter on RaPiD can be described in three parts. The first step exposes the parallelism in the computation through the application of the input pipeline model developed in the previous section. The next step combines the input pipeline with the calculation of the median, maximum and minimum values. The final portion of the implementation explores opportunities and challenges for resource sharing between the red/blue and green computations.

The Bayer pattern, shown in Figure 7, dictates the shape of the median filter window. Cameras use this pattern because the sensors only detect one of the three primary colors of light. There are twice as many green sensors as red or blue because the human eye is most sensitive to green light. Using more green pixels increases the accuracy of the green data and provides the appearance of a better quality image.


Figure 7-Bayer matrix pattern
The median filter compares a pixel with its eight nearest neighbors of the same color to determine if it should be replaced. In the green computation, the neighboring eight pixels form a diamond around the center pixel. For the red and blue cases, the nearest surrounding pixels form a square around the center pixel. Since the filter window for red and blue pixels is identical, they can be treated as one color for the purpose of describing the algorithm. Figure 8 depicts the filter windows separately and shows how the two computations can be combined in single $5 \times 5$ window. Even though this may appear to be two separate filters, both filters can be implemented using the same input pipeline.


Figure 8-5x5 filter window for the median filter.
The method for pipelining a 2-D filter developed in the previous section can be applied to the combined filter window to produce a datapath for pipelining the computation. The block diagram in Figure 9 represents the pipeline using the format introduced in Figure 5. The transformation of the filter window in to a pipeline can be visualized by taking each column, turning it sideways, and placing them together in a row. The color coding in Figure 9 makes it clear which values will be used in the median filter computation based on the color of the center pixel. Green colored registers will be used when the center pixel is green and the red registers will be used for either the red or blue computation. Because of the Bayer pattern, the computation will switch between colors on every cycle. This pipeline sets the stage for a high throughput implementation.


Figure 9-Symbolic representation of the input pipeline for the median filter.
The next step in the implementation combines the filter with the input pipeline. In the case of the median filter, the computation of the maximum, minimum, and median values essentially requires sorting a list of 8 pixels. Since the list has an even number of pixels, the median will be an average of the middle two values of the sorted list. A pipelined version of insertion sort provides a good match for both the application and the RaPiD architecture. Figure 10 shows the combination of an insertion sort pipeline with the input pipeline for each color. To more clearly illustrate the implementation of the datapath, the green pipeline is shown separately from the red/blue pipeline.


Figure 10- Implementation of maximum, minimum and median calculation in the median filter for both pipelines.

The final step in the implementation of the median filter is sharing resources between the two pipelines shown in Figure 10. As suggested in Figure 8 and Figure 9 the input pipeline can be completely shared. Even though the filter windows require values from different registers, the column buffers and shift registers required to pipeline the input data are used in the same way by both filters. The greater challenge lies in sharing the insertion sort hardware. With sufficient communication, all functional units could be shared between both pipelines. Increased communication requires additional data buses, or pipes in RaPiD, and increases the area and complexity cost. Consequently, it is important to balance the desire to multiplex hardware resources with the increased cost of communication. In order to minimize the number of pipes, only functional units in the same stage of the RaPiD datapath were shared between computations. The horizontal position of resources in Figure 10 corresponds to the location in the datapath, i.e. resources that fall on the same vertical line occur in the same stage. This feature of the diagram quickly points out the opportunities to share functional units between the first three parts of the sorting pipeline and the stage that handles the $8^{\text {th }}$ green pixel and the $7^{\text {th }}$ red/blue pixel. Overall, the majority of the insertion sort pipeline can be shared between the green and red/blue filters.

Further reductions in resource usage are possible by optimizing the insertion sort computation. The median filter requires only the first, last and middle two values from a sorted list. As soon as the pipeline can detect that a value will not be one of the four desired values, it can be dropped from the pipeline. For example, in sorted a list of size 7 , the $2^{\text {nd }}$ largest value will not be of interest for the final sorted list. Only one value remains to be added to the list, so the $2^{\text {nd }}$ largest pixel in a list of size 7 can be only the $2^{\text {nd }}$ or the $3^{\text {rd }}$ largest in a list of size 8 . This optimization to insertion sort reduces both the number of functional units and the communication used between stages. The decrease in communication is reflected in Figure 10 by the decreasing number of buses after stage 7 .

## Results

Table 3 - Median filter resource requirements
The resource requirements for the median filter shown in Table 3 reflect tradeoffs made to reduce communication resources. Complete sharing of functional units uses 10 pipes and 30 ALUs. With no sharing, 60 ALUs and 8 pipes are needed. The implementation described above manages to maintain the minimum of 8 pipes while reducing the required ALUs to 40. Depending on the final application it may be desirable to trade 2 pipes for 10 ALUs.

Two unexpected results from the implementation of the median filter are the small number of control bits and low memory bandwidth. At first glance, the median filter does not seem like a good candidate for RaPiD because of the

| Item | Quantity |
| :--- | :---: |
| ALU | 40 |
| Multiplier | 0 |
| Shifter | 1 |
| RAM | 4 |
| Control Bits | 11 |
| Max Pipe Usage | 8 |
| Memory I/O (P/cycle) | 2 | apparent high memory bandwidth and complexity of multiplexing two sorting calculations. The method developed for pipelining a 2-D filter made this a successful application. It turns the irregular memory access pattern of a naïve solution into a regular column major pattern, which contributed to using only 11 of the available 31 control bits. More complex applications require a larger number of control bits. For comparison, matrix multiplication uses 9 control bits. The use of the input pipeline model also reduced the required memory bandwidth to two pixels per cycle, one read and one write.

The throughput of the median filter is nearly the same as the throughput of the generic $5 \times 5$ filter. In the final implementation, the datapath will be pipelined and retimed adding additional latency. The penalty of filling the pipeline will be small relative to the total number of processing cycles. The throughput using horizontal processing strips will be very near to 1.07 cycles per pixel, only 0.07 cycles per pixel above an optimal solution.

Power is another consideration for a median filter. We have chosen to implement the most computationally challenging correction, which replaces defective pixels with the median of its neighbors. The most intensive part of the computation is finding the median value, which may or may not be used. Computing the median only when necessary could reduce power consumption. Most likely, this would require another pass through the data and hence reduce the throughput. Nevertheless, performance can be traded for power.

The implementation of the median filter demonstrates the successful mapping of a complex imageprocessing algorithm onto the RaPiD array. This result will be extended in the next section to a sample processing pipeline for a digital camera.

## A RaPiD Based Digital Camera Pipeline

This section describes a SOC solution based on RaPiD for a digital camera. The initial investigation involved the implementation and analysis of a digital camera pipeline from STMicroelectronics. In order to protect their intellectual property, I will propose a system solution using a generic imaging pipeline but present the results from our implementation of their pipeline. In proposing a solution for a generic pipeline, I will qualitatively examine the architecture of a RaPiD based solution and suggest two possible memory models.

## Basic Architecture

The sample pipeline in Figure 11 provides a framework for developing a digital camera implementation using RaPiD [2]. The pipeline, while generic, is representative of the steps required to take data values from the camera's sensors and turn them into a final compressed image. The interpolation stage converts a Bayer matrix, where each pixel only has one color value, into an RGB image where each pixel is composed of three values, one for each primary color of light. Following interpolation, various filters are applied to the image to improve its quality. Two stages of image improvement, correction and enhancement, are shown in the same datapath configuration to represent that several parts of an algorithm may be combined into the same configuration. Lastly, the image is compressed using standard techniques such as JPEG.

Processing Pipeline


Figure 11-Sample image processing pipeline for a Digital Camera.
The custom reconfigurable datapath provided by the RaPiD architecture performs the computationally intensive portion of the image processing represented by the sample pipeline. The datapath could be constructed to process the entire image in one configuration, but the reconfigurability of RaPiD can be leveraged to partition the algorithm into stages and reduce the size of the datapath. Figure 11 shows a possible partitioning of a generic pipeline. When the image is captured, the RaPiD datapath will be configured for color interpolation. The image will be processed in whole or in part, and the results written back to memory. Then the datapath will be reconfigured for the next stage of the computation.

Using RaPiD to build an image-processing pipeline in this way provides several design wins. First, the algorithms can be implemented in a manner that exposes fine-grained parallelism in the computations. In this way, a custom datapath will experience improved performance and reduced power consumption as compared with general purpose processor solution. This feature was demonstrated with the median filter in which a throughput of near one pixel per cycle was obtained using only 2 pixels per cycle of memory bandwidth. The techniques used with the median filter are useful in the generic pipeline as well, particularly in the color interpolation and image improvement stages. In color interpolation the size of the processing window can be as large as 9 x 9 [3], in which case a custom datapath will have a significant advantage over a general purpose processor. The processor must read 81 pixels to produce a single output, while our solution reads only one. ASICs or other reconfigurable solutions can also reap these same benefits. However, I expect the coarse grained functional units available on the RaPiD array will lead to higher performance than an FPGA for mathematical filtering operations.

The reconfigurability of the datapath also provides advantages over a camera built on ASICs. The ability to adapt the hardware provides a way to keep up with evolving standards and tailor the camera to a specific market without having to fabricate new hardware. These features improve the time to market and could be a critical edge over competitors. Reconfigurability also relaxes the constraint placed on ASICs that the
algorithm must be implemented in a single pipeline. Partitioning the algorithm essentially folds pipeline into a smaller piece. Depending on how well the resource requirements of the stages can be matched, there may be potential area savings for reconfiguring the same hardware. The area overhead required to provide reconfigurability will work against this benefit.

Overall, a course grained reconfigurable architecture like RaPiD offers opportunities to improve upon processor and ASIC solutions. These advantages must be balanced with the potential drawbacks such as the complexity of implementing a reconfigurable solution.

## Memory Models

As a component of an embedded system, the architecture of the memory system is an important design consideration. Partitioning the imaging pipeline means that intermediate results must be stored in memory between stages of the computation. The memory accesses created by reading and storing the intermediate values places a large strain on the memory bandwidth. I will qualitatively examine the implications of a basic model that connects the datapath directly to memory as well as a second model, which uses a local memory to reduce the required main memory bandwidth.

In the most basic memory model, the datapath will interact directly with main memory. Data is streamed into the RaPiD datapath, processed, and written back to memory. Once the entire image has been processed, the datapath is reconfigured for the next computation. The data flow for this main memory model is shown in the left panel of Figure 12. In this model, the datapath will be reading and writing memory at the same time. At the input and output of the image improvement stage, each pixel will have red, green and blue values, meaning that the memory must be able to handle 6 pixel-sized transactions per cycle to maintain maximum throughput.


Figure 12 - Memory system models. Main memory stores the complete image in both cases.
The high peak bandwidth and redundant memory accesses of the main memory model lead to a second model which uses a small memory local to the datapath chip to buffer part of the image. Instead of performing one computation on the entire image, all computations are now performed on the portion of the image stored in the local memory before moving onto another area of the image. The flow of data for this scheme is shown in Figure 13.

The local memory model achieves a reduction in main memory bandwidth at a cost of an increased number of processing cycles. Because the main memory is only being read or written, but not both, the peak memory bandwidth is half that used in the main memory model. The average bandwidth, and in turn power, experiences greater than $50 \%$ reduction because the memory is idle during the image improvement calculation. Unfortunately, processing the image in smaller pieces requires more cycles and reduces the throughput of the pipeline. The performance penalty due to edge effect of the strips is compounded when several filters are applied to the same subset of the image. (Appendix A describes this effect in more detail). Furthermore, the datapath must be reconfigured many more times per image than in the main memory model. In order to support this model, the RaPiD datapath must provide fast context switching to minimize the reconfiguration penalty. In spite of increasing the number of processing cycles, using the local memory model moves the high bandwidth demands to a smaller on chip memory, which may have performance benefits. As an order of magnitude or two smaller than main memory, the local memory will be better able to keep up with the throughput and access time requirements of a high performance datapath.

Overall, the main and local memory models provide the opportunity to trade performance and main memory bandwidth.


Figure 13 - Data flow for processing a subset of the image using the local memory model.
These steps will be repeated several times to process the entire image.

## Performance

While the specifics of the STMicroelectronics imaging pipeline cannot be disclosed, the results of the implementation quantify the performance of the proposed methodology. The STMicroelectronics pipeline was divided into three configurations, just like the sample pipeline. The results in Table 4 were derived from the results of the implementation and with the help of the equations developed in Appendix A

> Table 4 - Performance Summary for the Implementation of a Digital Camera Pipeline Using 3 Memory Models.

|  | Main | 128KB Local | 16KB Local |
| :--- | :---: | :---: | :---: |
| Peak Main Memory Bandwidth (P/cycle) | 6 | 3 | 3 |
| Average Main Memory Bandwidth (P/cycle) | 5.33 | 1.33 | 1.33 |
| Cycles per pixel | 3.167 | 3.386 | 3.781 |
| Mega-pixels/second at 50 MHz | 14.63 | 13.67 | 12.26 |

First and foremost, the results demonstrate the feasibility of RaPiD as a platform for a high performance digital camera. The results also show the effectiveness of the local memory model in reducing the main memory bandwidth at the cost of a relatively small reduction in performance. The throughput numbers do not take into account the reconfiguration time. With only three configurations per image an implementation, the main memory model will allow for longer reconfiguration without a significant impact on performance. In the local memory models, it is critical for the datapath to support fast reconfiguration. This could be supported by caching several configurations in the datapath to minimize the overhead of switching between computations.

To provide a frame of reference for the numbers, an $\$ 800$ semi-pro Nikon CoolPix 990 supports resolutions up to 3.3 M pixels for still images and digital video at 30 FPS for a 300 K pixel image. Many additional design considerations and unknown factors prevent comparing the performance of the Nikon with the implementation of STMicroelectronics' pipeline on the RaPiD array. I provide them only to give context to the results and to reinforce the potential of RaPiD for a digital camera solution.

## Conclusions

The marketplace forces in digital still cameras demand hardware solutions that can balance high performance with low power and low cost. These forces provide opportunities for coarse-grained reconfigurable architectures like RaPiD . The complexity of the image processing filters promoted the development of a new method for pipelining filters on RaPiD. This technique provided a platform for a high throughput solution that minimizes memory bandwidth and fits well within the bounds of the complexity RaPiD can handle.

The results from the implementation of STMicroelectronics' imaging pipeline demonstrate RaPiD to be a strong candidate for a high performance, low power SOC digital camera solution.

## Future Work

The implementation of the digital camera pipeline raises some interesting questions for future investigation. Throughout the implementation I made an effort to reuse resources, both between configurations and within a single configuration. The local memory model depends heavily on the ability to quickly switch between configurations of the datapath. While it is certainly feasible to cache different configurations in the datapath, this is an area we have not explored in depth. The architecture must also address how to quickly switch between controlling one datapath and the next. Multiplexing the hardware within a single configuration had to be done manually. It may be possible to add support to the language to make it easier to explicitly time multiplex or an even better solution would be to have the tools automatically detect these opportunities. With the development of the emulation system, we will have the opportunity to further explore some of these topics.

## References

[1] Ebeling, C.; Cronquist, D. C.; Franklin, P.; Berg, S.; "Mapping applications to the RaPiD configurable architecture", Field-Programmable Custom Computing Machines (FCCM-97), April 1997, pp. 106-15.
[2] Ping Wah Wong; Tretter, D.; Herley, C.; Moayeri, N.; Lee, R.; "Image Processing Considerations for Digital Photography", Compcon '97. Proceedings, IEEE , 1997.
[3] Curtin, D., "Understanding How Image Sensors Work", http://www.shortcourses.com/how/sensors/sensors.htm, 2001.

## Appendix A - Performance Derivation for the Two-Dimensional Filtering Model

This supplement to the text derive equations for the performance of the two dimensional filtering model. The model provides a method for pipelining the computation of any NxN filter, where N is the height or width of the filter window. The derivation will analyze the implications of pipeline latency and the performance of using only horizontal processing strips as well as horizontal and vertical processing strips.

## Pipeline Latency

The 2-D filtering model appears to introduce latency to the results because of the time required to fill the pipeline. Whether or not this increases the overhead above an optimal solution depends on the details of the filter and the type of processing strips used. In the general case, we can consider two types of filters, those that reduce the image size due to edge effects and those that use special cases to avoid the reduction in image size. For reducing filters, the latency does not matter i.e. the number of processing cycles is equal to the number of required reads. For non-reducing filters, the special cases for the border columns must be considered. The columns on the left edge of the image can be processed during the pipeline fill time. The columns on the right hand border of the image require additional cycles to be processed. This increased the processing burden by ( $\mathrm{N}-1$ )/2 columns for odd size filter and $\mathrm{N} / 2$ columns for even sized filters. For most reasonable image sizes, these additional cycles are negligible. These claims will be quantified in the next section.

## Non-Reducing Filter with Horizontal Processing Strips

Consider the image with $R_{i}$ rows and $C_{i}$ columns, a filter size of $N$, and horizontal processing strips of height $R_{s}$ shown in Figure 14.


Figure 14 - Image labeled with dimensions used in performance calculations.
The performance in terms of the number of cycles per pixel can be found by first calculating the total number of cycles. This is the product of the number of strips and the number of cycles per strip which are given by:

$$
\text { Number of Strips }=\frac{R_{i}}{\left(R_{s}-(N-1)\right)} \quad \text { Cycles perStrip }=R_{s} \times C_{i}+R_{s} \times \frac{(N-\operatorname{odd}(N))}{2}
$$

The number of horizontal strips is the total number of rows divided by the number of rows of valid results in each strip. The formula for cycles per strip is less obvious. The first term is the minimum number of cycles per strip and is equal to the number of pixels in a strip. The second term applies only to nonreducing filters and reflects the number of additional cycles for processing the border columns on the right side of the image. Depending on the filter, this may mean simply copying the columns or it may require specialized processing. Either way, $(N-1) / 2$ or $(N / 2)$ columns of additional cycles are necessary for odd or even sized filters. The total number of cycles to process the image is the product of the number of strips and the number of cycles per strip. A performance ratio to the optimal solution can be found by dividing
the total number of cycles by total number of pixels $\left(R_{i} * C_{i}\right)$. An optimal solution will process the image in $\left(R_{i}^{*} C_{i}\right)$ cycles, so the ratio will be greater than 1 . These equations are shown below:

$$
\begin{aligned}
& \text { Total Cycles }=\frac{R_{i}}{\left(R_{s}-(N-1)\right)} \times\left(R_{s} \times C_{i}+R_{s} \times \frac{(N-\operatorname{odd}(N))}{2}\right) \\
& \text { Cycles per Pixel }=\frac{R_{s}}{\left(R_{s}-(N-1)\right)} \times\left(1+\frac{(N-\operatorname{odd}(N))}{2 \times C_{i}}\right)
\end{aligned}
$$

The formula for cycles per pixel directly gives the performance ratio. The formula is the product of the number of strips and one plus a term that captures the right side edge effects of non-reducing filters. For typical filter sizes $N$ and image sizes $C_{i}$ this term will be on the order of $1 / 100$ or $1 / 1000$. Therefore, edge effects only contribute around $1 \%$ to the overhead of the pipeline model.

Because the contribution of edge effects and pipeline latency can be complicated, it is worth stating how I have incorporated these factors into my calculations. By considering the performance of the image processing in terms of the number of strips and the cycles per strip, the latency of the results and the edge effects on the top, bottom, and left of the image and the strips are implicitly included in the equations. Only in non-reducing filters must additional cycles be considered. The top and bottom edge effects reduce the number of valid results per strip and are incorporated into the equation that determines the number of strips. The left side edge effects do not influence the performance because affected columns can be processed during the fill time of the pipeline.

## Non-Reducing Filter with Horizontal and Vertical Processing Strips

The performance equations derived for horizontal strips can be extended to consider vertical processing strips of size $C_{s}$. The main difference is that the number of processing strips is now a function of both $R_{s}$ and $C_{s}$. Furthermore, the additional cycles to account for the edge effects on the right side of the image only need to be added to the right most vertical processing strips. The resulting formulas are shown below.

$$
\begin{aligned}
& \text { Total Cycles }=\frac{R_{i} \times C_{i}}{\left(R_{s}-(N-1)\right) \times\left(C_{s}-(N-1)\right)} \times R_{s} \times C_{s}+\frac{R_{i}}{\left(R_{s}-(N-1)\right)} \times \frac{(N-\operatorname{odd}(N))}{2} \\
& \text { Cycles per Pixel }=\frac{R_{s}}{\left(R_{s}-(N-1)\right)} \times\left(\frac{C_{s}}{\left(C_{s}-(N-1)\right)}+\frac{(N-\operatorname{odd}(N))}{2 \times C_{i}}\right)
\end{aligned}
$$

The decrease in performance of using both processing strips is reflected in the change in the second term of the cycles per pixel formula. For horizontal processing strips, this term is 1 , for both processing strips the term will be greater than one and increase as the $C_{s}$ decreases. This makes intuitive sense since the overhead should increase as the size of the strip is reduced because pixels must be reread more frequently.

## Complication of using Horizontal and Vertical Processing Strips

The motivation for using both vertical and horizontal processing strips comes from a scenario in which the memory connected to the datapath cannot hold the entire image. A complication arises when using this memory to store intermediate values between computations. The edge effects of filtering in each successive computation will repeatedly reduce the size of the intermediate processing area regardless of the type of filter. These effects are additive. For example, suppose the memory can hold $64 \times 64$ pixels. Applying a $5 \times 5$ filter to this part of the image will produce $60 \times 60$ valid pixels. If a $5 \times 5$ filter is applied to the intermediate result of size $60 x 60$, the next result will be valid for only a strip of size $56 \times 56$. This additive effect increases the required overlap, and the cost of processing the image in strips using a local memory. Equations for the general case are not presented here.

## Appendix B - Source Code for the Implementation of the Median Filter

## Header file: med filt.h



```
//
// Constants and Parameters for
// Median Filter
//
// Kevin Rennie
// 21 March 2000
//
// med_filt.h
//
/////////////////////////////////////////////////////////////////
#define STAGES 28
#include "rapidb.h"
// Ve5 Constants
#define FALSE 0
#define TRUE 1
#define RED 0
#define GREEN 1
#define GRN GREEN
#define BLUE 2
#define BLU BLUE
#define COLORS 3
#define vJOG FALSE
#define HJOG FALSE
#define IP_B0 10 // input U (buswdith, U = unsigned)
#define IP_B1 IP_BO // output U
#define DEF_REPORT FALSE
#define DEF_SCYTHE TRUE
#define DEF FILTER FALSE
#define DEF_ORIGIN TRUE
#define DEF_RANK 1
#define DEF_THRESH 8
#define DEF_MAXDEFS 12
#define DE_B0 IP_B1 // input U
#define DE_B1 10 // truncation used in scythe sorts U
#define DE_B2 10 // truncation used in ring_median sorts U
#define DE_B3 6 // truncation used in map severity U
#define DE_B4 6 // truncation used in threshold input U
// Driver Program constants
#define CONSTANTS 0
#ifdef BIG_TEST
#define IVSIZE 164 // Number of input rows
#define IHSIZE 104 // Number of input columns
#define ROWS_PER_STRIP 8 // Number of rows in each processing strip
#else
#define IHSIZE 8
#define IVSIZE 32
#define ROWS_PER_STRIP 8
#endif
#define LOST_ROWS 5 //
#define LOST_COLS 5 //
#define STRIPS (IVSIZE / ROWS_PER_STRIP) // Number of processing strips
```


## RaPiD-C Code: med filt.rc

```
/////////////////////////////////////////////////////////////////////
//
// Rapid Program for
// Median Filter
//
// Kevin Rennie
// 21 March 2000
//
// med_filt.rc
//
/////////////////////////////////////////////////////////////////
#include "med_filt.h"
void med_filt_rapid(Word in[IVSIZE][IHSIZE], Word out[IVSIZE][IHSIZE])
/*
void med_filt_rapid(Word in[IVSIZE][IHSIZE],
Word outA[IVSIZE][IHSIZE], Word outB[IVSIZE][IHSIZE], Word
outC[IVSIZE][IHSIZE])
{
StreamOut outStream; // Explicitly fill output stream
Pipe inData(1); // Delayed Input pipe
    Pipe inDataBroad; // Broadcast Input data
    Pipe onePipe, twoPipe, threePipe; // Pipes for sorted list
    Pipe fourPipe, fivePipe; // Pipes for sorted list
    Pipe pixelPipe; // Pipe for the center pixel
    Pipe maxPipe, minPipe; // Pipe for min and max values
    Pipe outPipe; // Ouptut Pipe
    Pipe one;
    Bit gsiteBit;
    BitPipe gsite;
    Pipe testPipeA, testPipeB, testPipeC;
    Ram inCol1, inCol2, inCol3, inCol4;
    // Comparison bits for insertion
    Bit CompOne[STAGES], CompTwo[STAGES], CompThree[STAGES];
    Bit CompFour[STAGES], CompFive[STAGES];
    Bit CompMax[STAGES], CompMin[STAGES];
    Bit correct[STAGES];
    // Storage for sorting
    Word oneReg[STAGES], twoReg[STAGES], threeReg[STAGES];
    Word fourReg[STAGES], fiveReg[STAGES];
    Word tempReg[STAGES];
    Word pixelReg[STAGES];
    Word maxReg[STAGES], minReg[STAGES];
    Event outReady, outWrite;
    Event outWrite0, outWrite1, outWrite2;
    For C;
    For i, j, k;
    For io, jo, ko;
    For iof, joF, koF;
    For ioM, joM, koM;
    For ioL, joL, kOL;
    For isF, jsF, ksF;
    For isM, jsM, ksM;
    For isL, jsL, ksL;
    For is, js, ks;
    For q_cons, q_repeat, q_cols, q_rows;
```

```
    For outWait;
    Par {
    thread:
    for (q_repeat=0; q_repeat<(IHSIZE*IVSIZE); q_repeat++) {
        for (q_cols=0; q_cols<IHSIZE; q_cols++) {
            for (q_rows=0; q_rows<ROWS_PER_STRIP-5; q_rows++) {
                Datapath {}
            }
        }
    }
thread:
    for (k=0; k<=(IVSIZE-ROWS_PER_STRIP); k+=(ROWS_PER_STRIP-4)) {
        for (j=0; j<(IHSIZE+5); j++) {
            for (i=0; i<ROWS_PER_STRIP; i++) {
            Datapath {
                if ((i==2) && (j==2)) {
                signal(outReady);
                    }
                    if (s==0) {
                    inDataBroad = in[i+k][j];
                    }
                    if (s==1) { // (25) +idip (R/B)
                    // Initial site indicator
                    //if (k.first) {
                    if (i.first && j.first) {
                    gsiteBit = !(VJOG^HJOG);
                    }
                        else if (!i.first) {
                        gsiteBit = !gsiteBit;
                }
                gsite = gsiteBit;
                // Start delayed input pipe
                inData = inDataBroad;
                // if (!gsite)
                onePipe = inData;
            }
                    always if (s==2) { // (24)
                    }
                    always if (s==3) { // (23) -iinc (G & R/B)
(G1, RB2)
                if (gsite) {
                    onePipe = inData;
                }
                else {
                    twoPipe = inData;
                    }
            }
            always if (s==4) { // (22)
            }
            always if (s==5) { // (21) -idim (R/B)
                    if (!gsite) {
                    threePipe = inData;
                }
                    //if ((i.first && j.first) || (inColl.address == (ROWS_PER_STRIP-
                        if (q_rows.first) {
                    inCol1.address = 0;
                    }
                        tempReg[s] = inData;
                        inData = inCol1;
                        inColl = tempReg[s];
                        inCol1.address++;
            }
            always if (s==6) { // (20)
            } {
            always if (s==7) { // (19) +idipg (G)
                if (gsite) {
```

```
            twoPipe = inData;
        }
        }
        always if (s==8) { // (18)
        }
        always if (s==9) { // (17) -idimp (G)
            if (gsite) {
            threePipe = inData;
        }
        }
    always if (s==10) { // (16)
(Have G3, RB3) Shared
    // Sort one, two and three
    // oneReg = max(1P, 2P); twoReg = min(1P,2P)
    if (onePipe > twoPipe) {
        oneReg[s] = onePipe;
        twoReg[s] = twoPipe;
        }
        else {
            oneReg[s] = twoPipe;
            twoReg[s] = onePipe;
            }
            // oneReg = max(3P,max(1P,2P)); threeReg = min(3P, max(1P,2P));
            if (oneReg[s] > threePipe) { // 1R is max
            threeReg[s] = threePipe;
            }
            else {
            threeReg[s] = oneReg[s];
            oneReg[s] = threePipe; // 3P is max
            }
            // twoReg = max(min(1P,2P), min(3P,max(1P,2P))); threeReg =
min(min(1P,2P), min(3P,max(1P,2P)))
            if (twoReg[s] < threeReg[s]) { // 2R is min, switch
            tempReg[s] = twoReg[s];
            twoReg[s] = threeReg[s];
            threeReg[s] = tempReg[s];
        }
            // 1R > 2R > 3R
            onePipe = oneReg[s];
            twoPipe = twoReg[s];
            threePipe = threeReg[s];
            // End of column buffer
            //if ((i.first && j.first) || (inCol2.address == (ROWS_PER_STRIP-
            if (q_rows.first) {
            inCol2.address = 0;
        }
            tempReg[s] = inData;
            inData = inCol2;
            inCol2 = tempReg[s];
            inCol2.address++;
        }
        always if (s==11) { // (15) +ijmp (G & R/B)
    (G4, RB4) Shared
            CompOne = inData > onePipe;
            CompTwo = inData > twoPipe;
            CompThree = inData > threePipe;
            if (CompOne) { // (In, One, Two, Three)
            fourPipe = threePipe;
            threePipe = twoPipe;
            twoPipe = onePipe;
            onePipe = inData;
        }
            else if (CompTwo) { // (One, In, Two, Three)
            fourPipe = threePipe;
            threePipe = twoPipe;
```

```
            twoPipe = inData;
        }
        else if (CompThree) { // (One, Two, In, Three)
            fourPipe = threePipe;
            threePipe = inData;
        }
        else { // (One, Two, Three, In)
            fourPipe = inData;
        }
    }
    always if (s==12) { // (14)
    }
    always if (s==13) { // (13) iptr (G & R/B)
        pixelPipe = inData;
    }
    always if (s==14) { // (12)
    }
    always if (s==15) { // (11) -ijmp (G & R/B)
(G5, RB5) Shared
    CompOne = inData > onePipe;
    CompTwo = inData > twoPipe;
    CompThree = inData > threePipe;
    CompFour = inData > fourPipe;
        if (CompOne) { // (In, One, Two, Three, Four)
        fivePipe = fourPipe;
        fourPipe = threePipe;
        threePipe = twoPipe;
        twoPipe = onePipe;
        onePipe = inData;
    }
    else if (CompTwo) { // (One, In, Two, Three, Four)
        fivePipe = fourPipe;
        fourPipe = threePipe;
        threePipe = twoPipe;
        twoPipe = inData;
    }
    else if (CompThree) { // (One, Two, In, Three, Four)
        fivePipe = fourPipe;
        fourPipe = threePipe;
        threePipe = inData;
    }
    else if (CompFour) { // (One, Two, Three, In, Four)
        fivePipe = fourPipe;
        fourPipe = inData;
    }
    else { // (One, Two, Three, Four, In)
        fivePipe = inData;
    }
        // Buffer at end of column
    //if ((i.first && j.first) || (inCol3.address == (ROWS_PER_STRIP-
    if (q_rows.first) {
        inCol3.address = 0;
    }
    tempReg[s] = inData;
    inData = inCol3;
    inCol3 = tempReg[s];
        inCol3.address++;
    }
    always if (s==16) { // (10)
    }
    always if (s==17) { // ( 9) +idimp (G)
(G6)
    if (gsite) {
        CompOne = inData > onePipe;
        CompTwo = inData > twoPipe;
        CompThree = inData > threePipe;
        CompFour = inData > fourPipe;
        CompFive = inData > fivePipe;
```

```
271
```

        // Calculate Max
    ```
        // Calculate Max
        if (CompOne) {
        if (CompOne) {
            maxPipe = inData;
            maxPipe = inData;
        }
        }
        else {
        else {
            maxPipe = onePipe;
            maxPipe = onePipe;
        }
        }
        // Calculate Min
        // Calculate Min
        if (CompFive) {
        if (CompFive) {
        minPipe = fivePipe;
        minPipe = fivePipe;
        }
        }
        else {
        else {
        minPipe = inData;
        minPipe = inData;
        }
        }
        // Sort
        // Sort
        if (CompOne) { // (X, One, Two, Three, Four)
        if (CompOne) { // (X, One, Two, Three, Four)
            fivePipe = fourPipe;
            fivePipe = fourPipe;
            fourPipe = threePipe;
            fourPipe = threePipe;
            threePipe = twoPipe;
            threePipe = twoPipe;
            twoPipe = onePipe;
            twoPipe = onePipe;
        }
        }
        else if (CompTwo) { // (X, In, Two, Three, Four)
        else if (CompTwo) { // (X, In, Two, Three, Four)
            fivePipe = fourPipe;
            fivePipe = fourPipe;
            fourPipe = threePipe;
            fourPipe = threePipe;
            threePipe = twoPipe;
            threePipe = twoPipe;
            twoPipe = inData;
            twoPipe = inData;
        }
        }
        else if (CompThree) { // (X, Two, In, Three, Four)
        else if (CompThree) { // (X, Two, In, Three, Four)
            fivePipe = fourPipe;
            fivePipe = fourPipe;
            fourPipe = threePipe;
            fourPipe = threePipe;
            threePipe = inData;
            threePipe = inData;
        }
        }
        else if (CompFour) { // (X, Two, Three, In, Four)
        else if (CompFour) { // (X, Two, Three, In, Four)
            fivePipe = fourPipe;
            fivePipe = fourPipe;
            fourPipe = inData;
            fourPipe = inData;
        }
        }
        else if (CompFive) { // (X, Two, Three, Four, In)
        else if (CompFive) { // (X, Two, Three, Four, In)
            fivePipe = inData;
            fivePipe = inData;
        }
        }
        // (X, Two, Three, Four, Five)
        // (X, Two, Three, Four, Five)
        }
        }
        }
        }
}
}
always if (s==18) { // ( 8)
always if (s==18) { // ( 8)
}
}
always if (s==19) { // ( 7) -idipg (G)
always if (s==19) { // ( 7) -idipg (G)
if (gsite) {
if (gsite) {
    CompMax = inData > maxPipe;
    CompMax = inData > maxPipe;
    CompTwo = inData > twoPipe;
    CompTwo = inData > twoPipe;
    CompThree = inData > threePipe;
    CompThree = inData > threePipe;
    CompFour = inData > fourPipe;
    CompFour = inData > fourPipe;
    CompFive = inData > fivePipe;
    CompFive = inData > fivePipe;
    CompMin = inData > minPipe;
    CompMin = inData > minPipe;
    // Calculate Max
    // Calculate Max
    if (CompMax) {
    if (CompMax) {
        maxPipe = inData;
        maxPipe = inData;
    }
    }
    // Calculate Min
    // Calculate Min
    if (!CompMin) {
    if (!CompMin) {
        minPipe = inData;
        minPipe = inData;
    }
    }
    // Sort
    // Sort
    if (CompTwo) { // (X, X, Two, Three, Four)
    if (CompTwo) { // (X, X, Two, Three, Four)
        fivePipe = fourPipe;
```

        fivePipe = fourPipe;
    ```
```

            fourPipe = threePipe;
            threePipe = twoPipe;
        }
        else if (CompThree) { // (X, X, In, Three, Four)
            fivePipe = fourPipe;
            fourPipe = threePipe;
            threePipe = inData;
        }
        else if (CompFour) { // (X, X, Three, In, Four)
            fivePipe = fourPipe;
            fourPipe = inData;
        }
        else if (CompFive) { // (X, X, Three, Four, In)
            fivePipe = inData;
        }
        else { // (X, X, Three, Four, Five)
        }
        }
    }
always if (s==20) { // ( 6)
//if ((i.first \&\& j.first) || (inCol4.address == (ROWS_PER_STRIP-
if (q_rows.first) {
inCol4.address = 0;
}
tempReg[s] = inData;
inData = inCol4;
inCol4 = tempReg[s];
inCol4.address++;
}
always if (s==21) { // ( 5) +idim (R/B)
(RB6)
if (!gsite) {
CompOne = inData > onePipe;
CompTwo = inData > twoPipe;
CompThree = inData > threePipe;
CompFour = inData > fourPipe;
CompFive = inData > fivePipe;
// Calculate Max
if (CompOne) {
maxPipe = inData;
}
else {
maxPipe = onePipe;
}
// Calculate Min
if (CompFive) {
minPipe = fivePipe;
}
else {
minPipe = inData;
}
// Sort
if (CompOne) { // (X, One, Two, Three, Four)
fivePipe = fourPipe;
fourPipe = threePipe;
threePipe = twoPipe;
twoPipe = onePipe;
}
else if (CompTwo) { // (X, In, Two, Three, Four)
fivePipe = fourPipe;
fourPipe = threePipe;
threePipe = twoPipe;
twoPipe = inData;
}
else if (CompThree) { // (X, Two, In, Three, Four)
fivePipe = fourPipe;
fourPipe = threePipe;

```
```

4 1 0
4 1 1
4 1 2
4 1 3
4 1 4
4 1 5
4 1 6
4 1 7
4 1 8
4 1 9
420
4 2 1
422
4 2 3
424
4 2 5
(G8, RB7)
}
else if (CompFour) { // (X, Two, Three, In, Four)
fivePipe = fourPipe;
fourPipe = inData;
}
else if (CompFive) { // (X, Two, Three, Four, In)
fivePipe = inData;
}
else { // (X, Two, Three, Four, Five)
}
}
}
always if (s==22) { // ( 4)
}
always if (s==23) { // ( 3) -ininc (G \& R/B)
if (gsite) {
CompMax = inData > maxPipe;
CompThree = inData > threePipe;
CompFour = inData > fourPipe;
CompFive = inData > fivePipe;
CompMin = inData > minPipe;
// Calculate maximum
if (CompMax) {
maxPipe = inData;
}
// Calculate minimum
if (!CompMin) {
minPipe = inData;
}
// Sort
if (CompThree) { // (X, X, X, Three, Four)
fivePipe = fourPipe;
fourPipe = threePipe;
}
else if (CompFour) { // (X, X, X, inData, Four)
fivePipe = fourPipe;
fourPipe = inData;
}
else if (CompFive) { // (X, X, X, Four, InData)
fivePipe = inData;
}
else { // (X, X, X, Four, Five)
}
}
else { // RB7
CompMax = inData > maxPipe;
CompTwo = inData > twoPipe;
CompThree = inData > threePipe;
CompFour = inData > fourPipe;
CompFive = inData > fivePipe;
CompMin = inData > minPipe;
// Calculate Max
if (CompMax) {
maxPipe = inData;
}
// Calculate Min
if (!CompMin) {
minPipe = inData;
}
if (CompTwo) { // (X, X, Two, Three, Four)
fivePipe = fourPipe;
fourPipe = threePipe;
threePipe = twoPipe;

```
```

            }
            else if (CompThree) { // (X, X, In, Three, Four)
                fivePipe = fourPipe;
                fourPipe = threePipe;
                threePipe = inData;
            }
            else if (CompFour) { // (X, X, Three, In, Four)
                    fivePipe = fourPipe;
                    fourPipe = inData;
            }
            else if (CompFive) { // (X, X, Three, Four, In)
                    fivePipe = inData;
            }
            else { // (X, X, Three, Four, Five)
            }
            }
            }
            if (s==24) { // ( 2)
            }
            always if (s==25) { // ( 1) -idip (G & R/B)
    (RB8)
if (!gsite) {
CompMax = inData > maxPipe;
CompThree = inData > threePipe;
CompFour = inData > fourPipe;
CompFive = inData > fivePipe;
CompMin = inData > minPipe;
// Calculate maximum
if (CompMax) {
maxPipe = inData;
}
// Calculate minimum
if (!CompMin) {
minPipe = inData;
}
// Sort
if (CompThree) { // (X, X, X, Three, Four)
fivePipe = fourPipe;
fourPipe = threePipe;
}
else if (CompFour) { // (X, X, X, inData, Four)
fivePipe = fourPipe;
fourPipe = inData;
}
else if (CompFive) { // (X, X, X, Four, InData)
fivePipe = inData;
}
else { // (X, X, X, Four, Five)
}
}
}
always if (s==(STAGES-2)) {
CompMax = pixelPipe > maxPipe;
CompMin = pixelPipe < minPipe;
if (CompMax || CompMin) {
outPipe = (fivePipe + fourPipe) >> 1;
}
else {
outPipe = pixelPipe;
}
}
} // Datapath
} // i
} // j
} // k
// Datapath output thread
thread:

```
```

    for (ko=0; kO<=(IVSIZE-ROWS_PER_STRIP); kO+=(ROWS_PER_STRIP-4)) {
        wait(outReady);
        for (jo=0; jO<IHSIZE; jo++) {
            for (io=0; io<ROWS_PER_STRIP; io++) {
            Datapath {
                if (s==STAGES-1) {
                    if ((iO>=2) &&& (iO<(ROWS_PER_STRIP-2))) {
                    if (jo<2 || jo>=(IHSIZE-2))
                                    outStream = pixelPipe;
                    }
                    else {
                    outStream = outPipe;
                            }
                }
                else if (((io<2) &&& ko.first) |
                                    ((iO>=(ROWS_PER_STRIP-2)) && ko.last)) {
                    outStream = pixelPipe;
                    }
                }
            }
        }
    }
    }
    // Output Stream thread
    thread:
// First Swath (ignore bottom two rows of swath)
wait(outReady);
for (jsF=0; jsF<IHSIZE; jsF++) {
for (isF=0; isF<ROWS_PER_STRIP-2; isF++) {
Datapath {
if (s==STAGES-1) {
out[isF][jsF] = outStream;
}
}
}
Datapath {}
Datapath {}
}
// Middle Swaths (ignore top and bottom two rows of swath)
for (ksM=(ROWS_PER_STRIP-4); ksM<(IVSIZE-ROWS_PER_STRIP);
kSM+=(ROWS_PER_STRIP-4)) {
wait(outReady);
for (jsM=0; jsM<IHSIZE; jsM++) {
Datapath {}
Datapath {}
for (isM=2; isM<(ROWS_PER_STRIP-2); isM++) {
Datapath {
if (s==STAGES-1) {
out[ksM+isM][jsM] = outStream;
}
}
}
Datapath {}
Datapath {}
}
}
// Last Swath (ignore top two rows of swath)
wait(outReady);
for (jsL=0; jsL<IHSIZE; jsL++) {
Datapath {}
Datapath {}
for (isL=2; isL<ROWS_PER_STRIP; isL++) {
Datapath {
if (s==STAGES-1) {
out[isL+(IVSIZE-ROWS_PER_STRIP)][jsL] = outStream;
}
}
}

```
```

620 } } } // Par
621 } } // med_filt_rapid
6 2 3

```

\section*{Driver Program: med filtTest.cc}
```

////////////////////////////////////////////////////////////////////
//
// Driver Program for
// Median Filter
//
// Kevin Rennie
// 21 March 2000
//
// med filtTest.cc
//
////////////////////////////////////////////////////////////////////
\#include <assert.h>
\#include <stdio.h>
\#include <iostream.h>
\#include <fstream.h>
\#include <iomanip.h>
\#include <math.h>
\#include <stdlib.h>
\#include <malloc.h>
\#include "med_filt.h"
// Data structures implementation of med_filt
typedef unsigned char byte;
typedef byte boolean;
typedef struct {
int *s;
int *i
int *j;
} DEFMAP;
typedef struct {
short int *sm;
short int *us;
} VTMP;
extern void med_filt_rapid(Word in[IVSIZE][IHSIZE], Word out[IVSIZE][IHSIZE]);
/*
extern void med_filt_rapid(Word in[IVSIZE][IHSIZE],
Word outA[IVSIZE][IHSIZE], Word outB[IVSIZE][IHSIZE], Word
outC[IVSIZE][IHSIZE])
O */
/////////////////////////////////////////////////////////////////
//
// Test Utility Functions
//
////////////////////////////////////////////////////////////////
// prints a single matrix (ie. R, G, or B)
void print_matrix(Word img[IVSIZE][IHSIZE]) {
int i, j;
for (i = 0; i < IVSIZE; i++) {
for (j = 0; j < IHSIZE; j++) {
printf("%4d ", img[i][j]);
}
printf("\n")
}
}
void print_data(Word A[IVSIZE][IHSIZE], Word B[IVSIZE][IHSIZE], Word
C[IVSIZE][IHSIZE])
{
printf("\nA:\n");
print matrix(A);
printf("\nB:\n");
print_matrix(B);

```
```

    printf("\nC:\n");
    print_matrix(C);
    }
void print_vector(short int *img)
{
int i,j,k;
int iptr = 0;
int increment = 1;
for (i = 0; i < IVSIZE; i++) {
for (j = 0; j < IHSIZE; j++) {
printf("%4d ", img[iptr]);
iptr += increment;
}
printf("\n");
}
}
void test_data(Word out[IVSIZE][IHSIZE], short int *test_vector) {
int i,j;
int iptr = 0;
int print_errors = 1;
int print_difference = 1;
int corre\overline{c}}
int increment = 1;
Word Diff[IVSIZE][IHSIZE];
printf("\n\nTesting results...");
if (print_errors)
printf("\n\nErrors:");
for (i=0; i<IVSIZE; i++) {
for (j=0; j<IHSIZE; j++) {
Diff[i][j] = out[i][j] - test_vector[iptr];
if (Diff[i][j] != 0) {
if (print_errors)
printf("\nError occured at row %d, col %d, test = %d, rapid = %d",
i, j, test_vector[iptr], out[i][j]);
correct = FALSE;
}
iptr+=increment;
}
}
if (correct == FALSE) {
if (print_difference) {
printf("\n\nHere's the diffrence between Rapid and testbench:\n\n");
print_matrix(Diff);
}
printf("\n\n----> Verification Failed! <-----\n\n");
}
else
printf("\n\n----> Verification Succeeded! (woohoo) <-----\n\n");
}
short int *med_filt(short int *img, int rank, int ihsize, int ivsize)
{
//FILE *fout;
register int i, j, x, y, p, iptr, optr, ijmp, idim, idip, iinc, ohsize, ovsize;
register int cptr, idimg, idipg, xhold;
int hpix, cpix, scy_shift, med_shift, sev_shift;
short int hival, loval, pixval, tmp, *tz, *rep;
short int by00, by01, by02, by03, by04, by05, by06, by07;
short int by10, by11, by12, by13, by14, by15, by16, by17;
short int by20, by21, by22, by23, by24, by25, by26, by27;
short int by30, by31, by32, by33, by34, by35, by36, by37;
short int by40, by41, by42, by43, by44, by45, by46, by47;
short int by50, by51, by52, by53, by54, by55, by56, by57;
short int by60, by61, by62, by63, by64, by65, by66, by67;
short int by70, by71, by72, by73, by74, by75, by76, by77;

```
```

    short int by81;
    short int by90;
    short int def_thresh_used, severity;
    char c, filestring[80];
    char whoami[64] = "RaPiDTest"; // Added for RaPiD driver program
    DEFMAP map;
    boolean chuckit = FALSE;
    Ohsize = ihsize - 4;
    ovsize = ivsize - 4;
    map.s = (int *)malloc(sizeof(int)*(DEF_MAXDEFS+1));
    map.i = (int *)malloc(sizeof(int)*(DEF_MAXDEFS+1));
    map.j = (int *)malloc(sizeof(int)*(DEF_MAXDEFS+1));
    rep = (short int *)malloc(sizeof(short int)*ihsize*ivsize*COLORS);
    if(DEF_REPORT)
        for(i=0; i<ihsize*ivsize*COLORS; i++)
            rep[i] = 0;
    def_thresh_used = (DEF_THRESH << (DE_B3 - DE_B4));
    scy_shift = DE_B0 - DE_B1;
    med_shift = DE_B0 - DE_B2;
    sev shift = DE B0 - DE B3;
    /* scy_shift = 0; */
    tz = (short int *)malloc(sizeof(short int)*ihsize*ivsize);
    /* copy in image to tmp to ease coding */
    for(i=0; i<ihsize*ivsize; i++)
    tz[i] = img[i];
    ijmp = ihsize << 1;
iinc = 2;
idim = ijmp - iinc;
idip = ijmp + iinc;
idimg = idim >> 1;
idipg = idip >> 1;
iptr = idip;
cptr = COLORS * idip;
for(p=0; p<DEF_MAXDEFS+1; p++) map.s[p] = - (p+50);
optr = 0;
/* scythe filter detect, correct if requested */
for(i=0; i<ovsize; i++) {
for(j=0; j<ohsize; j++) {
/* original or recursive neighbourhood assignments, centre included, tighter
on green checkers */
pixval = img[iptr];
if(((i \& 1) ^ VJOG) == ((j \& 1) ^ HJOG)) {
hpix = sev_shift;
cpix = GRN;
by00 = DEF_ORIGIN ? img[iptr - idipg] : tz[iptr - idipg];
by01 = DEF_ORIGIN ? img[iptr - ijmp] : tz[iptr - ijmp];
by02 = DEF_ORIGIN ? img[iptr - idimg] : tz[iptr - idimg];
by03 = DEF_ORIGIN ? img[iptr - iinc] : tz[iptr - iinc];
by04 = img[iptr + iinc];
by05 = img[iptr + idimg];
by06 = img[iptr + ijmp];
by07 = img[iptr + idipg];
}
else {
hpix = sev_shift + 1;
cpix = ((i-\& 1)^^ VJOG) ? BLU : RED;
by00 = DEF_ORIGIN ? img[iptr - idip] : tz[iptr - idip];
by01 = DEF_ORIGIN ? img[iptr - ijmp] : tz[iptr - ijmp];
by02 = DEF_ORIGIN ? img[iptr - idim] : tz[iptr - idim];
by03 = DEF_ORIGIN ? img[iptr - iinc] : tz[iptr - iinc];
by04 = img[iptr + iinc];
by05 = img[iptr + idim];
by06 = img[iptr + ijmp];
by07 = img[iptr + idip];
}
/* batcher-banyan sort on 8-ring pels */
if((by00 >> scy_shift) > (by01 >> scy_shift)) { by10 = by00; by11 = by01; }

```
```

                            else
    { by10 = by01; by11 = by00; }
209 if((by02 >> scy_shift) < (by03 >> scy_shift)) { by12 = by02; by13 = by03; }
210 else
{ by12 = by03; by13 = by02; }
211 if((by04 >> scy_shift) > (by05 >> scy_shift)) { by14 = by04; by15 = by05; }
212 else
{ by14 = by05; by15 = by04; }
213 if((by06 >> scy_shift) < (by07 >> scy_shift)) { by16 = by06; by17 = by07; }
214 else
{ by16 = by07; by17 = by06; }
215 if((by10 >> scy_shift) > (by12 >> scy_shift)) { by20 = by10; by21 = by12; }
216 else
{ by20 = by12; by21 = by10; }
217 if((by11 >> scy shift) > (by13 >> scy shift)) { by22 = by11; by23 = by13; }
218 else
{ by22 = by13; by23 = by11; }
219 if((by14 >> scy_shift) < (by16 >> scy_shift)) { by24 = by14; by25 = by16; }
20 else
{ by24 = by16; by25 = by14; }
if((by15 >> scy_shift) < (by17 >> scy_shift)) { by26 = by15; by27 = by17; }
else
by26 = by17; by27 = by15; }
223 if((by20 >> scy_shift) > (by22 >> scy_shift)) { by30 = by20; by31 = by22; }
else
{ by30 = by22; by31 = by20; }
if((by21 >> scy_shift) > (by23 >> scy_shift)) { by32 = by21; by33 = by23; }
else
{ by32 = by23; by33 = by21; }
if((by24 >> scy_shift) < (by26 >> scy_shift)) { by34 = by24; by35 = by26; }
else
{ by34 = by26; by35 = by24; }
229 if((by25 >> scy shift) < (by27 >> scy_shift)) { by36 = by25; by37 = by27; }
230 else
{ by36 = by27; by37 = by25; }
if((by30 >> scy_shift) > (by34 >> scy_shift)) { by40 = by30; by41 = by34; }
else
{ by40 = by34; by41 = by30; }
if((by31 >> scy shift) > (by35 >> scy shift)) { by42 = by31; by43 = by35; }
else
{ by42 = by35; by43 = by31; }
if((by32 >> scy_shift) > (by36 >> scy_shift)) { by44 = by32; by45 = by36; }
else
{ by44 = by36; by45 = by32; }
if((by33 >> scy_shift) > (by37 >> scy_shift)) { by46 = by33; by47 = by37; }
else
{ by46 = by37; by47 = by33; }
if((by40 >> scy_shift) > (by44 >> scy_shift)) { by50 = by40; by51 = by44; }
else
{ by50 = by44; by51 = by40; }
241 if((by42 >> scy_shift) > (by46 >> scy_shift)) { by52 = by42; by53 = by46; }
242 else
{ by52 = by46; by53 = by42; }
if((by41 >> scy_shift) > (by45 >> scy_shift)) { by54 = by41; by55 = by45; }
else
by54 = by45; by55 = by41; }
245 if((by43 >> scy shift) > (by47 >> scy shift)) { by56 = by43; by57 = by47; }
246 else
{ by56 = by47; by57 = by43; }
247 if((by50 >> scy_shift) > (by52 >> scy_shift)) { by60 = by50; by61 = by52; }
248 else
{ by60 = by52; by61 = by50; }
if((by51 >> scy_shift) > (by53 >> scy_shift)) { by62 = by51; by63 = by53;
else
{ by62 = by53; by63 = by51; }
251 if((by54 >> scy_shift) > (by56 >> scy_shift)) { by64 = by54; by65 = by56; }
252 else
{ by64 = by56; by65 = by54; }
if((by55 >> scy_shift) > (by57 >> scy_shift)) { by66 = by55; by67 = by57; }
else
{ by66 = by57; by67 = by55; }

```
```

    255
    256 /* variable-rank scythe filter */
    257 switch(rank) {
    258
    259
    2 6 0
    2 6 1
    2 6 2
    263
    2 6 4
    26
    %2d, %2d",pixval,by60,by61,by62,by63,by64,by65,by66,by67);
266 printf("\ntest: Original pixval %2d, list: %2d, %2d, %2d, %2d, %2d, %2d,
%2d, %2d\n",pixval,by00,by01,by02,by03,by04,by05,by06,by07);
267 //tz[iptr] = hival;
268 }
269 else if((pixval >> scy_shift) < (loval >> scy_shift)) {
270 tz[iptr] = (by63+by64) >> 1;
271 printf("\ntest: Sorted pixval %2d, list: %2d, %2d, %2d, %2d, %2d, %2d,
%2d, %2d",pixval,by60,by61,by62,by63,by64,by65,by66,by67);
272 printf("\ntest: Original pixval %2d, list: %2d, %2d, %2d, %2d, %2d, %2d,
%2d, %2d\n",pixval,by00,by01,by02,by03,by04,by05,by06,by07);
273
274
275
276
277
278
278
279
280
80
281
282
283
28
284
285
286
287
287
288
289
290
291
292
293
294
294
295
296
96
297
298
299
300
301
301
02
303
304
305
306
307
307
308
309
10}
311
12 /|///|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|/|
|//
// Main Function
//

```

```

int main() {
int i, j, k;
int iptr, tmp;

```
```

int data_seq = 1;
int data_rand = 2;
int data_type = data_rand;
int correct = TRUE;
srandom(22);
Word in[IVSIZE][IHSIZE]; // Input matrix
Word in_v[IVSIZE*IHSIZE]; // Input vector
Word out[IVSIZE][IHSIZE]; // Output matrix
Word out_v[IVSIZE*IHSIZE]; // Output vector
Word cons_vec[CONSTANTS]; // Constants for matrix calculation
Word outA[IVSIZE][IHSIZE]; // Output matrix
Word outB[IVSIZE][IHSIZE]; // Output matrix
Word outC[IVSIZE][IHSIZE]; // Output matrix
int scy_shift, med_shift, sev_shift;
short int *ip, *de; // testbench matrices, ip input to med_filt,
de output from med_filt
ip = (short int *)malloc(sizeof(short int)*IHSIZE*IVSIZE);
// Generate input data
for (j = 0; j < IHSIZE; j++) {
for (i = 0; i < IVSIZE; i++) {
if (data_type == data_seq) {
tmp = j*IVSIZE + i; // column major order
in[i][j] = tmp;
}
else if (data_type == data_rand) {
in[i][j] = RAND(63) + 1;
}
}
}
// Generate input vector from input matrix
iptr = 0;
for (i = 0; i < IVSIZE; i++) {
for (j = 0; j < IHSIZE; j++) {
ip[iptr++] = in[i][j];
}
}
for (i = 0; i < IHSIZE*IVSIZE; i++) {
in_v[i] = ip[i];
}
/*
// Build constant vector
printf("\nConstants:\n ");
for (i=0; i<CONSTANTS; i++) {
printf("%d = %d, ", i, cons_vec[i]);
}
printf("\n");
*/
// Defect Correction
de = med_filt(ip, 1, IHSIZE, IVSIZE);
// Rapid Calculation
printf("\nInput Data:\n============\n");
print matrix(in);
med_filt_rapid(in, out);
//mèd_fil}t_rapid(in, outA, outB, outC)
printf("\nOutput Data:\n=============\n");
print_matrix(out);
printf("\n\nMed_Filt Data:\n=============\n");
print_vector(de);

```
```

    /*
    printf("\n");
    iptr = 0;
    for (i = 0; i < IVSIZE; i++) {
        for (j = 0; j < IHSIZE; j++) {
            if ((in[i][j] != de[iptr]) || ((outB[i][j] != de[iptr]) && (outB[i][j]>0)))
                printf("\n(%2d,%2d) - in: %2d, rpd: %2d, test: %2d, max: %2d, min:
    %2d",i,j,in[i][j],outB[i][j],de[iptr],outA[i][j],outC[i][j]);
iptr++;
}
}
*/
// Compare rapid computation and testbench
test_data(out, de);
free(ip);
return 0;
}

```
```


[^0]:    ${ }^{1}$ This research was supported in part by the National Science Foundation under Grant No. 9901377.

