Old Main Page: Difference between revisions
From SoftXMT
Jump to navigationJump to search
No edit summary |
m (moved Main Page to Old Main Page: Update for new website) |
||
| (12 intermediate revisions by 4 users not shown) | |||
| Line 9: | Line 9: | ||
== Meeting info == | == Meeting info == | ||
Wednesdays, 9:30 am, Allen Center room 674, 90 minutes | |||
* [[Meeting notes]] | * [[Meeting notes]] | ||
== Publications == | |||
*Jacob Nelson, Brandon Myers, A. H. Hunter, Preston Briggs, Luis Ceze, Carl Ebeling, Dan Grossman, Simon Kahan, Mark Oskin. | |||
[http://www.usenix.org/event/hotpar11/tech/final_files/Nelson.pdf Crunching Large Graphs with Commodity Processors]. USENIX HotPar 2011. | |||
== Documents == | == Documents == | ||
| Line 26: | Line 30: | ||
* Convey | * Convey | ||
** [http://www.conveycomputer.com/ConveyArchitectureWhiteP.pdf Convey HC-1 Whitepaper] | ** [http://www.conveycomputer.com/ConveyArchitectureWhiteP.pdf Convey HC-1 Whitepaper] | ||
* Sun | |||
** Preston's notes on Niagara: [[Niagara Notes]] | |||
* Application Papers | * Application Papers | ||
** [http://www.sandia.gov/~bahendr/papers/MTGL.pdf Software and Algorithms for Graph Queries on Multithreaded Architectures] | ** [http://www.sandia.gov/~bahendr/papers/MTGL.pdf Software and Algorithms for Graph Queries on Multithreaded Architectures] | ||
* Jace Mogill's [[Media:Mogill2010_EMSHybridFPGA.pdf | ''Extended Memory Semantics on Hybrid FPGA-x86 Architectures'']] | * Jace Mogill's [[Media:Mogill2010_EMSHybridFPGA.pdf | ''Extended Memory Semantics on Hybrid FPGA-x86 Architectures'']] | ||
* Mandal, Fowler, and Porterfield's [http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5452064&tag=1 | * Mandal, Fowler, and Porterfield's [http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5452064&tag=1 Modeling Memory Concurrency for Multi-Socket Multi-Core Systems] | ||
* Notes on CPS-style parallelism: [[Blue Sky]] | |||
Latest revision as of 03:01, 9 July 2012
SoftXMT Project Overview
The Center for Adaptive Supercomputing Software (CASS) at the Pacific Northwest National Laboratory (PNNL) provides a high-level overview of the SoftXMT project, which is one of fifteen tasks the center supports to advance computational capability for solving large irregular problems via multithreading technologies.
Participating organizations include:
- Pacific Northwest National Laboratory (PNNL)
- University of Washington, Computer Science & Engineering
- Cray Inc.
- Convey Inc.
Meeting info
Wednesdays, 9:30 am, Allen Center room 674, 90 minutes
Publications
- Jacob Nelson, Brandon Myers, A. H. Hunter, Preston Briggs, Luis Ceze, Carl Ebeling, Dan Grossman, Simon Kahan, Mark Oskin.
Crunching Large Graphs with Commodity Processors. USENIX HotPar 2011.
Documents
- Project Description
- Threading Packages
- Cray
- Introduction to Cray XMT (MTA) Programming Model
- Overall Cray XMT Documentation
- Paper on original design: The Tera Computer System
- Convey
- Sun
- Preston's notes on Niagara: Niagara Notes
- Application Papers
- Jace Mogill's Extended Memory Semantics on Hybrid FPGA-x86 Architectures
- Mandal, Fowler, and Porterfield's Modeling Memory Concurrency for Multi-Socket Multi-Core Systems
- Notes on CPS-style parallelism: Blue Sky
