Old Main Page: Difference between revisions
From SoftXMT
Jump to navigationJump to search
No edit summary |
m (→Documents) |
||
| Line 25: | Line 25: | ||
** Paper on original design: [http://www.cs.washington.edu/education/courses/548/06wi/files/tera.pdf The Tera Computer System] | ** Paper on original design: [http://www.cs.washington.edu/education/courses/548/06wi/files/tera.pdf The Tera Computer System] | ||
* Convey | * Convey | ||
* Sun | |||
** Preston's notes on Niagara: [[Niagara Notes]] | |||
** [http://www.conveycomputer.com/ConveyArchitectureWhiteP.pdf Convey HC-1 Whitepaper] | ** [http://www.conveycomputer.com/ConveyArchitectureWhiteP.pdf Convey HC-1 Whitepaper] | ||
* Application Papers | * Application Papers | ||
Revision as of 20:25, 28 December 2010
SoftXMT Project Overview
The Center for Adaptive Supercomputing Software (CASS) at the Pacific Northwest National Laboratory (PNNL) provides a high-level overview of the SoftXMT project, which is one of fifteen tasks the center supports to advance computational capability for solving large irregular problems via multithreading technologies.
Participating organizations include:
- Pacific Northwest National Laboratory (PNNL)
- University of Washington, Computer Science & Engineering
- Cray Inc.
- Convey Inc.
Meeting info
Mondays, 12:30pm, Allen Center room 674 (except November 15: room 503)
Documents
- Project Description
- Threading Packages
- Cray
- Introduction to Cray XMT (MTA) Programming Model
- Overall Cray XMT Documentation
- Paper on original design: The Tera Computer System
- Convey
- Sun
- Preston's notes on Niagara: Niagara Notes
- Convey HC-1 Whitepaper
- Application Papers
- Jace Mogill's Extended Memory Semantics on Hybrid FPGA-x86 Architectures
- Mandal, Fowler, and Porterfield's Modeling Memory Concurrency for Multi-Socket Multi-Core Systems
